γλώσσες
Σελίδες
Νομικός
Explore all categories to find your favorite topic
LTC2411LTC2411-1 1 2411fa For more information www.linear.comLTC2411 TYPICAL APPLICATION FEATURES DESCRIPTION 24-Bit No Latency ∆Σ™ ADC with Differential Input and Reference…
Slide 1 V ERILOG Laboratories Slide 2 Βασική Ροή Σχεδίασης Requirements SimulateRTL Model Gate-level Model Synthesize SimulateTest Bench ASIC or FPGA Place…
LTC2486 1 2486fe For more information www.linear.comLTC2486 TYPICAL APPLICATION FEATURES APPLICATIONS DESCRIPTION 16-Bit 2-4-Channel ΔS ADC with PGA and Easy Drive Input…
18-Bit, 1 MSPS PulSAR 7 mW ADC in MSOPLFCSP Data Sheet AD7982 FEATURES 18-bit resolution with no missing codes Throughput: 1 MSPS Low power dissipation 4 mW at 1 MSPS VDD…
LTC2480 1 2480fe For more information www.linear.com/LTC2480 TYPICAL APPLICATION FEATURES APPLICATIONS DESCRIPTION 16-Bit ∆Σ ADC with Easy Drive Input Current Cancellation…
INSTITUTE OF PHYSICS PUBLISHING NANOTECHNOLOGY Nanotechnology 16 (2005) 888–900 doi:10.1088/0957-4484/16/6/045 CMOL FPGA: a reconfigurable architecture for hybrid digital…
Optimizing OpenCL applications on Xilinx FPGA Jeff Fifield, Ronan Keryell, Hervé Ratigner, Henry Styles, Jim Wu © Copyright 2016 Xilinx . 1985: the First FPGA 64 flip-flops…
TITLE PAGE Title: Epidemiology of Infections and Antimicrobial Use in Greek Neonatal Units Author names and affiliations Authors: Despoina Gkentzia, Christina Kortsalioudakib,…
ΡΟΗ ΣΧΕΔΙΑΣΗΣ FPGA ΜΕ ΤΗ ΧΡΗΣΗ ΤΩΝ ΕΡΓΑΛΕΙΩΝ ΤΗΣ XILINX ΣΧΕΔΙΑΣΗ ΨΗΦΙΑΚΩΝ ΣΥΣΤΗΜΑΤΩΝ Ακαδημαϊκό Έτος…
Debugger für μCore in Forth und etwas über das FPGA-Projekt Ulrich Hoffmann Forth-Tagung 27.-29.3.2009 1 Überblick Debugger für MicroCore - alt und neu Vorführung FPGA-Projekt…
MSE Mathe 4 SoSe 2019 Übungsblatt 4 – Musterlösung Aufgabe 1 Diskretisierung von Advektions-Diffusionsgleichungen Randwertprobleme der Form −ǫu′′ + βu′ = 0…
MCQA— — XR02 40 50 63 80 100 125 150 200 32 40 50 63 80 100 125 160 200 MCQA MCQV2 MCQI2 MCQV 16 20 20 25 30 35 40 50 12 16 20 20 25 25 32 40 40 30 35 35 40 40 45 50…
© V. Angelov VHDL-FPGA@PI 2013 1 IP cores © V. Angelov VHDL-FPGA@PI 2013 2 IP cores • Soft IP cores • Hard IP cores – ROM, RAM, FIFO – RISC CPU – DSP - Multiplier…
Binarized ImageNet Inference in 29 μs Tong Geng *^, Ang Li*, Tianqi Wang^, Shuaiwen Leon Song*, Martin Herbordt^ *Pacific Northwest National Laboratory PNNL, ^Boston University…
Hoja1 θ θrad β βrad C L S=f(θ) V=f'(θ) X=(C+f(θ))COS(θ)-f'(θ)SEN(θ) Y=(C+f(θ))SEN(θ)+f'(θ)COS(θ) 0 0 30 0 30 0 0 0 30 0 30,0 1 0.0174532925 30…
KEY FEATURES » Allan Deviation: σyτ = 6 x 10-13√τ 2 x 10-14105sec » Drift: 3 x 10-14day at 1 year » Designed to operate in space for a minimum of 20 years • Based…
KEY FEATURES » Allan Deviation: σyτ = 6 x 10-13√τ 2 x 10-14105sec » Drift: 3 x 10-14day at 1 year » Designed to operate in space for a minimum of 20 years • Based…
Slide 1 An ATCA and FPGA-Based Data Processing Unit for PANDA Experiment H.XU, Z.-A. LIU,Q.WANG, D.JIN, Inst. High Energy Physics, Beijing, W. Kühn, J. Lang, S. Lange, M.…
13 Revista de economía & administRación, vol. 13 no. 2. Julio - diciembRe de 2016 Competitividad: ConCepto y evoluCión HistóriCa ComPetitividad:
GIESM°S IR VAIKû DAINOS GIESM°S IR VAIKû DAINOS Ißleido Pastar^j^ Dien^ πent^j^ J≈zaus Kristaus BaΩny™ia Solt Leik Sitis, Juta © 1994, 1997, 2000 Intellectual…