Report - AN11088 PTN3460 DP to LVDS PCB layout guidelines · ... (HBR) and 1.62 Gbit/s per lane ... Intel recommends 95Ω±15 % ... it can be generated from internal LDOs inside PTN3460. Fig

Please pass captcha verification before submit form