Voltage(reference(and(bandgap(circuits( - DPIA Udine ... · PDF fileIf in a CMOS process no...

22
Voltage reference and bandgap circuits

Transcript of Voltage(reference(and(bandgap(circuits( - DPIA Udine ... · PDF fileIf in a CMOS process no...

Page 1: Voltage(reference(and(bandgap(circuits( - DPIA Udine ... · PDF fileIf in a CMOS process no real npn is available, use the „substrat-npn", which always is available in a p-well CMOS

Voltage  reference  and  bandgap  circuits  

Page 2: Voltage(reference(and(bandgap(circuits( - DPIA Udine ... · PDF fileIf in a CMOS process no real npn is available, use the „substrat-npn", which always is available in a p-well CMOS

Basic  blocks  for  voltage  reference  circuits  

Page 3: Voltage(reference(and(bandgap(circuits( - DPIA Udine ... · PDF fileIf in a CMOS process no real npn is available, use the „substrat-npn", which always is available in a p-well CMOS

Characteris8cs  of  bipolar  transistors  

Page 4: Voltage(reference(and(bandgap(circuits( - DPIA Udine ... · PDF fileIf in a CMOS process no real npn is available, use the „substrat-npn", which always is available in a p-well CMOS

Temperature  dependence  of  BJT  characteris8cs  

Page 5: Voltage(reference(and(bandgap(circuits( - DPIA Udine ... · PDF fileIf in a CMOS process no real npn is available, use the „substrat-npn", which always is available in a p-well CMOS

Temperature  dependence  of  ΔVBE  

Page 6: Voltage(reference(and(bandgap(circuits( - DPIA Udine ... · PDF fileIf in a CMOS process no real npn is available, use the „substrat-npn", which always is available in a p-well CMOS

Temperature-­‐compensa8on  of  VBE  voltage  

Page 7: Voltage(reference(and(bandgap(circuits( - DPIA Udine ... · PDF fileIf in a CMOS process no real npn is available, use the „substrat-npn", which always is available in a p-well CMOS

Temperature-­‐constant  Reference  Voltage:  “Bandgap-­‐Reference”  

Page 8: Voltage(reference(and(bandgap(circuits( - DPIA Udine ... · PDF fileIf in a CMOS process no real npn is available, use the „substrat-npn", which always is available in a p-well CMOS

Opera8on  of  Bandgap-­‐Reference  Circuit  

Page 9: Voltage(reference(and(bandgap(circuits( - DPIA Udine ... · PDF fileIf in a CMOS process no real npn is available, use the „substrat-npn", which always is available in a p-well CMOS

Bandgap-­‐Reference  Circuit  

Page 10: Voltage(reference(and(bandgap(circuits( - DPIA Udine ... · PDF fileIf in a CMOS process no real npn is available, use the „substrat-npn", which always is available in a p-well CMOS

Gummel  plot  of  BJT  

Page 11: Voltage(reference(and(bandgap(circuits( - DPIA Udine ... · PDF fileIf in a CMOS process no real npn is available, use the „substrat-npn", which always is available in a p-well CMOS

Startup-­‐Problem  of  Bandgap-­‐Reference  Circuit  

Page 12: Voltage(reference(and(bandgap(circuits( - DPIA Udine ... · PDF fileIf in a CMOS process no real npn is available, use the „substrat-npn", which always is available in a p-well CMOS

Adjustment  of  bandgap  reference  voltage  

Page 13: Voltage(reference(and(bandgap(circuits( - DPIA Udine ... · PDF fileIf in a CMOS process no real npn is available, use the „substrat-npn", which always is available in a p-well CMOS

Undervoltage  detec8on  circuit  based  on  the  bandgap  reference  principle  

Page 14: Voltage(reference(and(bandgap(circuits( - DPIA Udine ... · PDF fileIf in a CMOS process no real npn is available, use the „substrat-npn", which always is available in a p-well CMOS

Undervoltage  detec8on  circuit  

Page 15: Voltage(reference(and(bandgap(circuits( - DPIA Udine ... · PDF fileIf in a CMOS process no real npn is available, use the „substrat-npn", which always is available in a p-well CMOS

CMOS  Compa8ble  Bandgap  Reference  

Page 16: Voltage(reference(and(bandgap(circuits( - DPIA Udine ... · PDF fileIf in a CMOS process no real npn is available, use the „substrat-npn", which always is available in a p-well CMOS

Bandgap  reference  with  all  npn-­‐collectors  connected  to  VDD  

Page 17: Voltage(reference(and(bandgap(circuits( - DPIA Udine ... · PDF fileIf in a CMOS process no real npn is available, use the „substrat-npn", which always is available in a p-well CMOS

Bandgap  reference  in  a  n-­‐well  CMOS  technology  

Page 18: Voltage(reference(and(bandgap(circuits( - DPIA Udine ... · PDF fileIf in a CMOS process no real npn is available, use the „substrat-npn", which always is available in a p-well CMOS

„Widlar“  Bandgap  –  Reference  

Page 19: Voltage(reference(and(bandgap(circuits( - DPIA Udine ... · PDF fileIf in a CMOS process no real npn is available, use the „substrat-npn", which always is available in a p-well CMOS

Current  -­‐  Reference  based  on  ΔVBE  

Page 20: Voltage(reference(and(bandgap(circuits( - DPIA Udine ... · PDF fileIf in a CMOS process no real npn is available, use the „substrat-npn", which always is available in a p-well CMOS

Cross-­‐coupled  current  source  based  on  ΔVBE  

Page 21: Voltage(reference(and(bandgap(circuits( - DPIA Udine ... · PDF fileIf in a CMOS process no real npn is available, use the „substrat-npn", which always is available in a p-well CMOS

Adjustable  Z-­‐diode  

Page 22: Voltage(reference(and(bandgap(circuits( - DPIA Udine ... · PDF fileIf in a CMOS process no real npn is available, use the „substrat-npn", which always is available in a p-well CMOS

Z-­‐diode  voltage  mul8plier  


Bandwidth Extension Techniques for CMOS Amplifiers …ewh.ieee.org/r5/denver/sscs/Presentations/2007_08_Allstot.pdf · Bandwidth Extension Techniques for CMOS Amplifiers David J.

Bandwidth Extension Techniques for CMOS Amplifiers …ewh.ieee.org/r5/denver/sscs/Presentations/2007_08_Allstot.pdf · Bandwidth Extension Techniques for CMOS Amplifiers David J.

LMC6044 CMOS Quad Micropower Operational Amplifier … · 2020. 12. 13. · LMC6044 SNOS612D – NOVEMBER 1994– REVISED MARCH 2013 LMC6044 CMOS Quad Micropower Operational Amplifier

LMC6044 CMOS Quad Micropower Operational Amplifier … · 2020. 12. 13. · LMC6044 SNOS612D – NOVEMBER 1994– REVISED MARCH 2013 LMC6044 CMOS Quad Micropower Operational Amplifier

Lecture 2 CMOS Circuits - Washington University in St. Louis · Quantitative CMOS Model • Threshold Voltage • I-V Curve – linear/triode – saturation • Parasitic Capacitance

Lecture 2 CMOS Circuits - Washington University in St. Louis · Quantitative CMOS Model • Threshold Voltage • I-V Curve – linear/triode – saturation • Parasitic Capacitance

MANUAL DE INSTRUÇÕES Linha Standard - C. Contínua...E - corrente continua NPN NA 3 fios A - corrente contínua NPN NA+NF 4 fios E2 - corrente contínua PNP NA 3 fios A2 - corrente

MANUAL DE INSTRUÇÕES Linha Standard - C. Contínua...E - corrente continua NPN NA 3 fios A - corrente contínua NPN NA+NF 4 fios E2 - corrente contínua PNP NA 3 fios A2 - corrente

JOHN ADAMS/LUCINDA CHILDS/FRANK O. GEHRY | AVAILABLE LIGHT

JOHN ADAMS/LUCINDA CHILDS/FRANK O. GEHRY | AVAILABLE LIGHT

CMOS Voltage and Current Reference Circuits consisting of ...cdn.intechopen.com/pdfs/6487/InTech-Cmos_voltage_and_current... · CMOS Voltage and Current Reference Circuits consisting

CMOS Voltage and Current Reference Circuits consisting of ...cdn.intechopen.com/pdfs/6487/InTech-Cmos_voltage_and_current... · CMOS Voltage and Current Reference Circuits consisting

Large-Scale SRAM Variability Characterization Chip in 45nm CMOS

Large-Scale SRAM Variability Characterization Chip in 45nm CMOS

Lecture 2 - Variation-Tolerant Design of Analog CMOS ...

Lecture 2 - Variation-Tolerant Design of Analog CMOS ...

High Resolution BSI Scientific CMOS

High Resolution BSI Scientific CMOS

A Low-Impedance, Sub-Bandgap 0.6µm CMOS Reference with …users.ece.gatech.edu/rincon-mora/publicat/jrnls/aicsp09_psr_bg.pdf · 1 A Low-Impedance, Sub-Bandgap 0.6µm CMOS Reference

A Low-Impedance, Sub-Bandgap 0.6µm CMOS Reference with …users.ece.gatech.edu/rincon-mora/publicat/jrnls/aicsp09_psr_bg.pdf · 1 A Low-Impedance, Sub-Bandgap 0.6µm CMOS Reference

Static Complementary CMOSbwrcs.eecs.berkeley.edu/.../Lecture14-Logic.pdf · 1 EE141 CMOS Logic EE141- Spring 2003 Lecture 14 EE141 Static Complementary CMOS VDD F(In1,In2,…InN)

Static Complementary CMOSbwrcs.eecs.berkeley.edu/.../Lecture14-Logic.pdf · 1 EE141 CMOS Logic EE141- Spring 2003 Lecture 14 EE141 Static Complementary CMOS VDD F(In1,In2,…InN)

LMC662 CMOS Dual Operational Amplifier datasheet (Rev. C)

LMC662 CMOS Dual Operational Amplifier datasheet (Rev. C)

Chapter 4 : ULSI Process Integration (0.18μm CMOS Process)

Chapter 4 : ULSI Process Integration (0.18μm CMOS Process)

Low Power Low Jitter 0.18 CMOS Ring VCO Design with ...thesai.org/Downloads/Volume8No12/Paper_19-Low_Power_Low_Jitter_… · circuit realization with TSMC 0.18μm CMOS ... standard

Low Power Low Jitter 0.18 CMOS Ring VCO Design with ...thesai.org/Downloads/Volume8No12/Paper_19-Low_Power_Low_Jitter_… · circuit realization with TSMC 0.18μm CMOS ... standard

Portas Lógicas CMOS - paginas.fe.up.pt fileFEUP/LEEC —PCVLSI 2005/06 Portas lógicas CMOS 2 O inversor CMOS Poli-silício In Out VDD GND PMOS 2λ Metal 1 NMOS In Out VDD PMOS NMOS

Portas Lógicas CMOS - paginas.fe.up.pt fileFEUP/LEEC —PCVLSI 2005/06 Portas lógicas CMOS 2 O inversor CMOS Poli-silício In Out VDD GND PMOS 2λ Metal 1 NMOS In Out VDD PMOS NMOS

Βασικές CMOS Λογικές οικογένειες (CMOS και Domino) · 2014-03-11 · "1" η έξοδος πρέπει να είναι λογικό "0", Κάθε είσοδος

Βασικές CMOS Λογικές οικογένειες (CMOS και Domino) · 2014-03-11 · "1" η έξοδος πρέπει να είναι λογικό "0", Κάθε είσοδος

CMOS VLSI Design - eas.uccs.educwang/ECE4340/Chapter1_2.pdf · 1 CMOS VLSI Design Circuits & Layout CMOS VLSI Design Slide 2 Outline A Brief History CMOS Gate Design Pass Transistors

CMOS VLSI Design - eas.uccs.educwang/ECE4340/Chapter1_2.pdf · 1 CMOS VLSI Design Circuits & Layout CMOS VLSI Design Slide 2 Outline A Brief History CMOS Gate Design Pass Transistors

NMOS και CMOS - apel.ee.upatras.gr”ιάλεξη 11... · Σε αντίθεση με τη λογική πύλη cmos, εδώ δεν υπάρχει δικτύωμα μεταγωγής

NMOS και CMOS - apel.ee.upatras.gr”ιάλεξη 11... · Σε αντίθεση με τη λογική πύλη cmos, εδώ δεν υπάρχει δικτύωμα μεταγωγής

Implementing a CMOS Image Sensor Noise Performance Model Workshops/2007 Workshop/2007 Papers/… · Implementing a CMOS Image Sensor Noise Performance Model ... channel channel prnu

Implementing a CMOS Image Sensor Noise Performance Model Workshops/2007 Workshop/2007 Papers/… · Implementing a CMOS Image Sensor Noise Performance Model ... channel channel prnu

Investigation of Novel Metal Gate and High-κ Dielectric Materials for CMOS …165233/... · 2009. 2. 14. · 2. CMOS Development and Scaling INTRODUCTION A CMOS device consists of

Investigation of Novel Metal Gate and High-κ Dielectric Materials for CMOS …165233/... · 2009. 2. 14. · 2. CMOS Development and Scaling INTRODUCTION A CMOS device consists of