[IEEE 2008 3rd International Design and Test Workshop (IDT) - Monastir, Tunisia...
Transcript of [IEEE 2008 3rd International Design and Test Workshop (IDT) - Monastir, Tunisia...
A voltage driver using the rail to rail operation inCMOS 0, 25 Jlffi technology
FaY9al MEDDOUR, Zohir DIBI; Souhil KOUDAand Mohamed Amir ABDI
Laboratoire d'Electronique Avancee, Batna universityAlgeria
OttoMANCKTechnique University of Berlin Germany
z...
[*
fa)
II. RAIL TO RAIL OPERATION
The operational amplifier is a circuit building block that canbe used in many applications. However, there are only twomain configurations: the inverting and non-invertingconfigurations. Each of the configurations will be analyzednext to determine its input common mode requirements.
VsVin
Index Terms-operational amplifier; rail to rail; commonmode range.
Abstract- A rail to rail input common mode range is animportant requirement in operational amplifiers for someapplications. The most common method for implementing fullrange operation is by using a complementary differential pair. Itis simply a compound structure that consists of NMOS andPMOS differential pairs connected in parallel. The compoundstructure achieves rail to rail operation; however, it producesvariations in the transconductance over the input common moderange. The variations obstruct the design of an optimaloperational amplifier, to avoid the problem of transconductancevariations, an other structure, consists of two op-amps one n-typeand the other p-type controlled by a digital control system, isproposed to achieve the "rail to rail" operation. The layout ofthis structure is involved with CMOS O,25pm technology.
I. INTRODUCTION
Operational amplifiers are the back bone for many analogcircuit designs [1-5]. it is used in numerous applications suchas amplifiers and filters. The differential amplifier is used asthe input stage for operational amplifiers. The problem is that itwill behave as a differential amplifier only over a limited rangeof common-mode input. Therefore, to make the operationalamplifier versatile, its input stage should work for rail to railcommon-mode input range[6]. The most common method toachieve this range is to use a complementary differentialamplifier at the input stage. This method uses an n-type and ap-type differential pairs simultaneously. Although the methodachieves a rail to rail common-mode input operation, itintroduces suboptimal operational amplifiers. This is due to thenon-constant transconductance (gm) of the complementarydifferential amplifier. However, there are methods that keep gmvariations small over the entire input common mode range [711 ].
In this paper, we propose an other structure (VoltageDriver) to achieve the "rail to rail" and to avoid the problem oftransconductance variations, this structure "rail to rail" isconsists of two op-amps one n-type and the other p-typecontrolled by a digital control system. The layout of thisstructure is involved with CMOS O,25Jlm technology.
z..
Vs
Cb)
Figure 1. Op Amp in: (a) inverting configuration (b) non-invertingconfiguration
A. The Input Stage
In CMOS technology the differential amplifier can berealized using a PMOS or NMOS differential pair. There areseveral tradeoffs that determine which differential pair to use[12]. One criterion that is considered in making the choice isthe common mode input range to analyze the common modeinput range of the NMOS differential input stage, a simplifieddiagram will be used as shown in Figure 2. Severalmodifications are made to the simple differential pair in actualimplementation such as active loads and cascodes, howeverthis is sufficient for the purpose of illustration. The rangeextends from the positive supply to Vgs+VDsat above thenegative supply. This minimum voltage is needed to keep theNMOS differential pair and the tail current source in saturation.
Vee
"(.'\IlIlII
Y, ":v<n
f~ Yr;.w:
,,"
Figure 2. NMOS differential pair common mode input range
A similar analysis can be carried out for the PMOSdifferential pair shown in Figure 3. The range extends fromVgs+VDsat below the positive supply to the negative supply.This minimum voltage is needed to keep the PMOS differentialpair and the tail current source in saturation.
Vee
~flr.l t l ...
Therefore, the total effect is that the complementary differentialpair is always working and the rail to rail common mode inputrequirement is met. It should be noted that for common modeinput in the middle region both pairs are working, this will havea significant effect on the performance of the circuit.
III. DRIVER OF CONTROLED VOLTAGE
Our driver is composed of two operational amplifiers, oneis n-type and the other is p-type.
A. P-type operational amplifier
This operational amplifier consists of the polarization stage(current mirror type cascode), the differential amplifier and theoutput stage, the polarization stage is used to polarize thedifferential pair and the output stage. The pair differential is Ptype, it is composed of two transistors MOS p-type.
B. N-type operational amplifier
The n-type operational amplifier consists of the same stagesof the p-type operational amplifier, with differential paircomposed of two n-type MOS transistors.
AdCJld
3,3/5
a2,~q
Upperrange-e
Figure 3. PMOS differential pair common mode input range
The simple differential pair can not meet the rail to railcommon mode input requirement. A possible solution to theproblem is to use both NMOS and PMOS differential pairssimultaneously. The resulting compound differential pair iscalled the complementary differential pair and is shown inFigure 4.
Ii""" nV\JIi
V:_ P !!
'lit 'li. 11 ¥:-
\I~s I'1~ !
l'li1l1 pdffT Ildltf c~
PfIlt '* dlftj)lW
(a)
in ....-----,r--------I
(b)
Figure 5. Voltage driver
Figure 4. Complementary differential pair common mode input range
For low common mode input, the PMOS differential pair isin saturation and NMOS is off. For high common mode input,the NMOS differential pair is in saturation and PMOS is off.
The operating principle of our voltage driver is as followsUpperrange_e (input active high): we make the n-typeamplifier on and off the p-type amplifier and vise versa.Adc-pd (input active high): power down can be deactivatedtwo operational amplifiers.
Adc_pd Upperrange Pd_nop_i Pd_pop_i Pd_LnLV - e LV HV HV
0 0 1 o (P active) 1
0 1 o(N active) 1 1
1 0 1 1 0
1 1 1 1 0
TABLE!. DRIVER PRINCIPLE When we injected at the input a voltage range of 0 to 0.6 Vthe output voltage does not follow the input voltage, but for thevoltage range 0.6 to 5V the same input voltage is found at theoutput. We can then say that the N-type amplifier allow thepassage voltage of 0.6 to 5 V.
According to the two previous simulations it appears clearlythat to allow the passages of voltage range of 0 to 5 V we usedboth n-type and p-type operational amplifiers in parallel.
IV. DC SIMULATIONREsULTATS
A. The pop-amp activated and the n op-amp disabled
When we injected at the input a voltage range of 0 to 4.4Vthe same input voltage is found at the output, but for thevoltage range 4.4 to 5V we can see that the output voltage doesnot follow the input voltage. We can then say that the P-typeamplifier allow the passage voltage toO to 4.4V.
lout - feed-b~ck(:iI)
5.0-r-----...------,------.-----.---,
4.0
3.0-+.--·-- ---- ..j--- -----.- -4-----........,..04:-.--
~ 2.0+----!---·--.....-;f----+-··--f----!>
DC Rupons~
- out (con=O.OO~+OO)- out (con=2.50~+OO)
1.5~-~-...---......--- __
1.25+--+--+---+---+------.1
1.0
.75
;a:>
.5
i/ 1
1/ i.25
-.25-h-r-T""T4--r-....,.......,..-t-.--..............+-r-.................j....,....,.--.--.-I
0.0 1.0 2.0 3.0 4.0 5.0vin 0
Figure 8. DC simulation results ofN and Pop-amp
1.0
1.0 2.0 3.0 4.0'lin 0
5.0
The figure 8 shows the DC simulation results for both typeoperational amplifiers. The p-type amplifier works well in the 0to 0.6V interval. The both amplifiers involved at the same timein the 0.6 to 4.4V interval, we can activate the n or p-typeamplifier. At the interval 4.4 to 5V the n-type amplifier workswell.
Figure 6. Simulation resalts the pop-amp activated and the n op-ampdisabled
B. The n op-amp activated and the pop-amp disabled
feed-ba.ck(~ -lout
6.0_-~-......---....--..-----.
5.0
4.0
~3.0
2.0
04--r-...................................+-r--r...........j....,....,...,.........;............~
0.0 1.0 2.0 3.0 4.0 5.0vin 0
Figure 7. Simulation resalts the n op-amp activated and the pop-ampdisabled
V. LAYOUT OF A SWITCH
Figure 9 represent the layout ofour Voltage Driver and adigital control system; fabricated in CMOS O,25J.1m to link themwe used four levels ofmetals METAL1, METAL2, METAL3 andMETAL4.
Part A is the n-type Operational amplifier in where weused FINGERS option to reduce the size of the space occupied.Part B represent p-type Operational amplifier. Part C and Drepresent respectly the layout of the digital control system andthe capacity.
o[J
Figure 9. Layout of the Voltage driver and a digital control system
VI. CONCLUSIONS
In this work, we have proposed the rail to rail operation witha voltage driver, to resolve the problem of transconductancevariations. Our circuit consists of two operational amplifiers, nand p-type and a digital control system. The target circuit isverified by simulations results. The fabricated circuit in CMOS0,25 Jlm technology has been described and reduced to 363 x200 Jlm2.
REFERENCES
[1] R.Hogervorst, R.1.Wiegerink, P.A.L de jong, 1.Fonderie, R.F.Wassenaarand 1.H.Huijsing "CMOS low-voltage operational amplifiers withconstant-gm rail-to-rail input stage" Proceedings of the IEEEInternational Symposium on Circuits and Systems, pp. 2876-2879, 1992.
[2] S. Sakurai and M. Ismail, "Robust design of rail-to-rail CMOSoperational amplifiers for a low power supply voltage," IEEE Journal ofSolid-State Circuits, vol. 31, no. 2, pp. 146-156,1996
[3] C. Hwang, A. Motamed, and M. Ismail, "Universal constant-gminputstage architecture for low-voltage op amps," IEEE Trans. Circuitsand Systems-I, vol. 42. no. 11, pp. 886-895,1995
[4] S. Sakurai and M. Ismail, Low-Voltage CMOS OperationalAmplifiers:Theory, Design and Implementation, Kluwer AcademicPublishers, 1995.
[5] S. A. Mahmoud and A. M. Soliman, "The differential differenceoperational floating amplifier: a new block for analog signal processing,"IEEE Trans. Circuits Syst. II, pp.148-158, 1998.
[6] K. M. AbdelMoneim S. A. Mahmoud"3V CMOS Rail to Rail Op-Amp"IEEE Microelectronics pp 373-376- December 2007
[7] 1. H. Huijsing, R. Hogervorst, and K.-1. de Langen, "Low-power lowvoltage VLSI operational amplifier cells," IEEE Trans. Circuits andSystems-I, vol. 42. no. 11, pp.841-852, November 1995.
[8] R. Hogervost, 1. P. Tero, and 1. H. Huijsing, "Compact CMOS constantgm rail-torail input stage with gm-control by an electronic zener diode,"IEEE Journal of Solid-State Circuits, vol. 31, no. 7, pp. 1035-1040, July1996.
[9] R. Hogervorst, S. M. Safai, and 1. H. Huijsing, "A programmable 3-VCMOS railto- rail opamp with gain boosting for driving heavy loads,"IEEE Proc. ISCAS 1995, pp. 1544-1547.
[10] C. Hwang, A. Motamed, and M. Ismail, "LV opamp with programmablerail-to- rail constant-gm," IEEE Proc. ISCAS 1997, pp. 1988-1959.
[11] C. Hwang, A. Motamed, and M. Ismail, "Universal constant-gm inputstage architecture for low-voltage op amps," IEEE Trans. Circuits andSystems-I, vol. 42. no. 11, pp. 886-895, November 1995.
[12] David A. Johns and Ken Martin, "Analog Integrated Circuit Design",New York:Wiley, 1997.